A point-to-point packet transmission system which integrates a fixed-bit rate, PCM coded, NTSC quality video signal and tu o multiplexed audio channels has been prototyped. The system consists of an Assembler Interface Card (transmit end) and a Disassembler Interface Card (receive end).
ISDN.
Many network issues. such as synchronization. multiplexing schemes. transmission technology, flou control and protocols, switching neta.ork design, etc., have been widely explored. Much less study has been done to focus on the architecture and the implementation of a user network interface to integrate the different service requirements at the customer premises. We believe the cost and complexity of the Customer Premises Network (CPN) will be a key factor to the success of the This paper describes a broadband service multiplexer and demultiplexer capable of integrating high-bandwidth services such as full motion video, and lower bit-rate services (eg. audio) using a uniform system structure. Figure 1 shows the Packet Video/Audio Prototype which has been built and is presently operating. Analog video and audio signals, coming from a camera and microphones respectively, are applied t o the Assembler Interface Card where they are digitized. packetized. framed. and statistically multiplexed i n t o a SONl..'I'-like Asynchronc,us Transfer Mode (ATM) [2] Section 2 of this paper describes the ATM technique as well as the cell headers used in this prototype. The description of the Assembler and Disassembler Interface Cards is given in Sections 3 and 4 respectively. Section 5 presents the functionality of the Framer chip. Finally, a summary and conclusions are given in Section 6 where some extensions of the present work are described briefly.
Asynchronous Transfer Mode Technique
The Asynchronous Transfer Mode or ATM is a new multiplexing technique where information is carried in fixed-size data units called cells. Cells are embedded into empty slots within a frame structure for transmission. The A T M cell insertion into the transmission frame is done asynchronously according to slot availability and service demand. Cells are divided into two sections; a cell header and a cell body. The cell header carries information such as slot availabilitv, channel identification. etc. The cell body carries the service information. Figure 2 shows the SONET-like frame structure, cell allocation, and cell structure used in this prototype (for the case of three cells per frame). The transmission bit-rate for our prototype was chosen to results in a long cell header, and t h e unpartitioned or short cell header. These headers are shown in Fig. 3 . Variations of these cell headers are being considered by entities such as CCI'1-J' in order t o adopt an international standard cell header.
Long Header Format
This cell header shown in Fig. ; (a) is composed o f six bytes and is divided in fields. These tields are defined as follows:
A : T h e activity bit is used t o determine cell availability. It is defined as a logical o n e Lvhen the cell is occupied, or a logical zero otherwise.
Type/Pri : The Type/Priorit! is a four-bit-wide field which tells the class of traflic and the traffic priority when cells compete f o r the same resource. such as limited network bandnilth or buffers.
LEN : The Line Equipment Number ( 1 1 bits) uniquely identifies a customer line.
Label : The Label (2 bytes) field is used to identify a logical stream of cells on a customer's line. It can be used to link a number of cells that make up a datagram.
Scratch : This field is one byte which can be used in a variety of ways such as media access control for customer premises equipment.
Checksum : This byte is used t o detect errors in the cell header. i t is generated by the exclusive-OR of the first five bytes and the byte 10101010 (binary).
Short Header Format
The short header shown in Fig 
Cell Assembler
The Cell Assembler (CA) accommodates incoming service information (i.e. video, audio, or data) into ATM cells which are then loaded into an A T M data stream. The C A could be regarded as a standard terminal adaptor, a bridge between terminal equipment and the ATM network which is flexible enough to allou future terminal equipment expansion and changing of the input connections to different services. Figure J shows CAS connected in a daisy-chained structure. It facilitates the adding of cells into the ATM data Stream.
The Packet Video/Audio Assembler Interface Card consists of one video and two audio channels connected in a daisy-chained architecture. Figure   5 shows the functional block diagram. 
Framer Chip
A 2-pm C M O S I,SI Framer chip providing receive and transmit access to a high-speed serial channel is described in this section. As shown in Fig. 8 , it consists o f a SFWPAR (serial t o parallel converter). a FKMJ1J.A; (frame byte detector). a 2-13YTE J11<J2AY, a CONTROL circuit (including five tinite-state machines). four TRI-STATE HUFFJJKS. and a I'AR/SER (parallel t o serial converter). 'l'he serial data stream is clocked into a shift register i n the SER/PAR and converted to byte format. The FRMDEC detects the frame byte pattern in the serial bit stream and generates a bit wide pulse "FD" indicating an occurrence of a frame byte. Finite state machines i n the C O N~I~R O I~ circuit respond to the "FD" pulse by reseting the three counters to properly detine the byte and frame boundaries. A frame alignment algorithm is implemented in the CONTROI, circuit to determine whether the Framer chip is in frame (the chip is correctly locating data bytes in a serial bit stream). It also generates proper internal control signals to enable/disable the tri-state buffers, and external strobe signals to allow the chip to intertace properly. The serial data output can selecr bytes either from the serial data input port. parallel data input, or from inside the chip (transmission overhead). The selected byte is loaded into the PAR/SER and converted into a serial bit stream.
Conclusion
The 'l'he extension ol this work will lead to the implementation o f a customer-premises network prototype t o investigate various interface and bandwidth distribiition/aggregation issues. An effort is under way t o explore the effects o f cell loss on service quality as well as on the I>PI.I, functionality .
